SGDH TOOL
Verilog Analyzer
📖 User guide (wiki)Enter Verilog / SystemVerilog to inspect synthesis logs, FSM diagrams, and schematics.
⚡ Full YosysJS (WASM) integration is planned — some views may still use mock data. Sample repo: semisgdh/SGDH_Traffic_Light_on_fpga
📂
No files yet.
Or use + New file / 📁 Upload in the file tabs.
📁 FILE MANAGER0 total · 0 includedTop: —
No files yet. Load the example with ⚡ Example or upload files.
⚠ Select a Top module in the file manager
⚙️
Click “Run Synthesis” to start synthesis.
All 0 files are analyzed together.